Added: 2025-05-27 15:49.00
Updated: 2025-05-30 03:28.13

Analog Design, Sr Staff Engineer

Pavia , Lombardia, Italy

Type: n/a

Category: Creative Industries

Advertisement
Requirements: English
Company: Synopsys Inc
Region: Pavia , Lombardia

Join to apply for the Analog Design, Sr Staff Engineer role at Synopsys Inc3 weeks ago Be among the first 25 applicantsJoin to apply for the Analog Design, Sr Staff Engineer role at Synopsys IncGet AI-powered advice on this job and more exclusive features.We''re looking for an Analog Design Engineer, Principal to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process nodes. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.Main Responsibilities:Investigate and contribute developing circuit architectures that address architectural bottlenecks and drive to revolutionary improvements in power, area and performance targets.Drive macro-blocks definition, design and implementationDocument design features and test plans.Consult on the overall electrical characterization of the SerDes IP product. Investigate customer silicon data for design enhancements. Propose solutions for post-silicon design updates.Key Requirements:PhD, or MSc with 15+ years of practical analog IC design experience. Degree in Electrical Engineering or similar field.Deep knowledge of transistor level circuit design, with particular focus on high-speed analog designSolid design experience with SerDes system and blocks, like: receive equalizers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DACExperience in the following aspects of the design process is considered as a plus:Expertise of layout effects (i.e. matching, reliability, proximity effects, etc.).Knowledgeable in Verilog-A for analog behavioral modelingExperience with TCL, Perl, C, Python, MATLAB, or other scripting languages is a nice to have.Our Silicon IP business is all about integrating more capabilities into an SoCfaster. We offer the worlds broadest portfolio of silicon IP: predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.At Synopsys, were at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And were powering it all with the worlds most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.Seniority levelSeniority levelMid-Senior levelEmployment typeEmployment typeFull-timeJob functionJob functionDesign, Consulting, and EngineeringIndustriesSemiconductor Manufacturing, Software Development, and Computer Hardware ManufacturingReferrals increase your chances of interviewing at Synopsys Inc by 2xSign in to set job alerts for Senior Analog Design Engineer roles.Were unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.#J-18808-Ljbffr
Advertisement
Click here to apply and get more details about this job!
It will open in a new tab.
Terms and Conditions - Webmaster - Privacy Policy